



41

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**RECEIVED**

In re Application of:

SEP 16 2004

Wataru INOHA et al.

Technology Center 2100

Serial No. 09/733,057

Art Unit: 2134

Filed: December 11, 2000

Examiner: Nalven, Andrew L.

For: CRYPTOSYSTEM-RELATED  
METHOD AND APPARATUS

Atty Docket: 0102/0150

**RESPONSE**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

The following is in response to the Office Action dated July 1, 2004 in which claims 1-16 were rejected under 35 U.S.C. 103(a) as being obvious over Miyano (U.S. Patent Number 5,442,705) in view of Applied Cryptography by Schneier.

The features of the method set forth in claim 1 include the step (1) of executing logical operation among bits in each of the blocks and generating a bit being a result of the logical operation, and the step (2) of combining the logical-operation-result bits into a second bit sequence.

The Examiner refers to Miyano (U.S. Patent Number 5,442,705), column 3, lines 30-34, in alleging that Miyano discloses the step (1) of executing logical operation among bits in each of the blocks and generating a bit being a result of the logical operation.

Column 3, lines 30-34 of Miyano reads: "Bit data C<sub>n</sub> and D<sub>n</sub> (n=1, 2, . . . , 16) obtained through the left circular shifts, are then decreased in number from 56 bits to 48 bits via permutation PC-2 shown in Table 3."

According to Table 3 in Miyano, a 56-bit sequence composed of bits b<sub>1</sub>, b<sub>2</sub>, b<sub>3</sub>, b<sub>4</sub>, b<sub>5</sub>, b<sub>6</sub>, b<sub>7</sub>, b<sub>8</sub>, b<sub>9</sub>, b<sub>10</sub>, b<sub>11</sub>, b<sub>12</sub>, b<sub>13</sub>, b<sub>14</sub>, b<sub>15</sub>, b<sub>16</sub>, b<sub>17</sub>, b<sub>18</sub>, b<sub>19</sub>, b<sub>20</sub>, b<sub>21</sub>, b<sub>22</sub>, b<sub>23</sub>, b<sub>24</sub>, b<sub>25</sub>, b<sub>26</sub>, b<sub>27</sub>, b<sub>28</sub>, b<sub>29</sub>, b<sub>30</sub>, b<sub>31</sub>, b<sub>32</sub>, b<sub>33</sub>, b<sub>34</sub>, b<sub>35</sub>, b<sub>36</sub>, b<sub>37</sub>, b<sub>38</sub>, b<sub>39</sub>, b<sub>40</sub>, b<sub>41</sub>, b<sub>42</sub>, b<sub>43</sub>, b<sub>44</sub>, b<sub>45</sub>, b<sub>46</sub>, b<sub>47</sub>, b<sub>48</sub>, b<sub>49</sub>, b<sub>50</sub>, b<sub>51</sub>, b<sub>52</sub>, b<sub>53</sub>, b<sub>54</sub>, b<sub>55</sub> and b<sub>56</sub> is rearranged into a 48-bit sequence composed of bits b<sub>14</sub>, b<sub>17</sub>, b<sub>11</sub>, b<sub>24</sub>, b<sub>1</sub>, b<sub>5</sub>, b<sub>3</sub>, b<sub>28</sub>, b<sub>15</sub>, b<sub>6</sub>, b<sub>21</sub>, b<sub>10</sub>, b<sub>23</sub>, b<sub>19</sub>, b<sub>12</sub>, b<sub>4</sub>, b<sub>26</sub>, b<sub>8</sub>, b<sub>16</sub>, b<sub>7</sub>, b<sub>27</sub>, b<sub>20</sub>, b<sub>13</sub>, b<sub>2</sub>, b<sub>41</sub>, b<sub>52</sub>, b<sub>31</sub>, b<sub>37</sub>, b<sub>47</sub>, b<sub>55</sub>, b<sub>30</sub>, b<sub>40</sub>, b<sub>51</sub>, b<sub>45</sub>, b<sub>33</sub>, b<sub>48</sub>, b<sub>44</sub>, b<sub>49</sub>, b<sub>39</sub>, b<sub>56</sub>, b<sub>34</sub>, b<sub>53</sub>, b<sub>46</sub>, b<sub>42</sub>, b<sub>50</sub>, b<sub>36</sub>, b<sub>29</sub> and b<sub>32</sub> by transposition (changing the positions of bits).

Thus, the bits composing the 48-bit sequence are the same as 48 bits from among the 56 bits composing the 56-bit sequence. Accordingly, in Miyano, logical operation among the 56 bits composing the 56-bit sequence is not executed. In Miyano, the transposition, that is, the change of the positions of bits, is implemented by permutation. Generally, the logical operation among bits significantly differs from the change of the positions of bits.

Therefore, it is respectfully submitted that Miyano does not teach the step (1) of executing logical operation among bits in each of the blocks and generating a bit being a result of the logical operation in claim 1.

It is further respectfully submitted that since Miyano does not teach logical operation among bits (the step (1)), Miyano therefore does not and could not teach the step (2) of combining the logical-operation-result bits into a second bit sequence in claim 1 also.

Schneier does not teach the step (1) of executing logical operation among bits in each of the blocks and generating a bit being a result of the logical operation, and the step

(2) of combining the logical-operation-result bits into a second bit sequence as set forth in claim 1.

Accordingly, it is respectfully submitted that claim 1 is patentable over Miyano and Schneier.

The methods and apparatuses in claims 2-16 each have features that are similar to the above-indicated features of the method in claim 1. Accordingly, it is respectfully submitted that claims 2-16 each are also patentable over Miyano and Schneier.

The features of the present invention is further explained herein with reference to claim 1 and Fig. 3 in the present application.

In the present invention, a first bit sequence is composed of a plurality of bits, and the first bit sequence represents information being a base of a key. The bits composing the first bit sequence is rearranged in a first matrix (M1) according to a predetermined arrangement rule. A plurality of blocks is formed in the first matrix (M1). Each of the blocks has bits, the number of which being smaller than the number of bits composing the first matrix (M1). For example, bits a11, a12, a21, and a22 compose one block (see Fig. 3). Logical operation is executed among bits in each of the blocks to generate a bit, which is thereby the result of the logical operation. The logical-operation-result bits are combined into a second bit sequence. The number of bits composing the second bit sequence is smaller than the number of bits composing the first bit sequence. The above procedure is the "FIRST STEP" in Fig. 3.

The method in claim 1 and Fig. 3 is a combination of the above "FIRST STEP" and the "SECOND STEP" using an S-Box. The method in claim 9 and Fig. 6 includes the "FIRST STEP" and the "SECOND STEP" in Fig. 3 which are combined in a reversed order.

The Examiner alleges that each of stages of the above "FIRST STEP" is disclosed by Miyano, and Schneier discloses an S-Box used in the DES (Data Encryption Standard). Then, the Examiner alleges that claims 1-16 are unpatentable over Miyano and Schneier.

It is respectfully submitted that the Examiner has misunderstood the contents of Miyano.

In Miyano, as disclosed in column 2, lines 65-66, a 64-bit initial key including 8 parity bits is inputted into a key scheduling section 10. As disclosed in column 3, line 15, the parity bits are discarded. As explained in the "Description of the Related Art" in the specification of the present application, DES prescribes that 8 bits among 64 bits are assigned to parities, and hence a substantial encryption key is composed of 56 bits. Discarding the parity bits is completely different from executing logical operation among bits in each of the blocks and getting a second bit sequence whose bit number is smaller than that of the first bit sequence in the present invention.

In Miyano, the permutation PC-1 is implemented by referring to Table 1, and 8 bits (parity bits) among 64 bits are discarded to get 56 bits. The 56 bits are divided into two blocks C and D each having 28 bits. According to Table 2, the blocks C and D are successively circularly shifted left to derive each key Kn (see column 3, lines 19-23). According to Table 3, permutation PC-2 including a step of discarding 8 bits rearranges the 56 bits obtained through the left circular shifts into 48 bits. The 16 keys K1-K16 are respectively applied to the stages S1-S16 in Fig. 1, and calculation and encryption are carried out.


As understood from the above explanation, Miyano does not teach rearranging the bits composing the first bit sequence in a first matrix (M1) according to a predetermined arrangement rule, and forming a plurality of blocks in the first matrix (M1). Each of the blocks has bits, the number of which is smaller than the number of bits composing the first matrix (M1). Nor does Miyano teach executing logical operation among bits in each of the

blocks, and thereby generating a bit being a result of the logical operation. Further, Miyano does not teach combining the logical-operation-result bits into a second bit sequence. The number of bits composing the second bit sequence is smaller than the number of bits composing the first bit sequence. In Miyano, merely transposition and circular shift are carried out. The "FIRST STEP" in Fig. 3 of the present invention therefore clearly differs from the contents of Miyano. In this regard, claims 1-16 are distinguished from Miyano.

The present invention accordingly can not be obtained by combining Miyano and Schneier. Accordingly, the instant invention is patentably distinguishable over the combination of Miyano and Schneier.

In light of the foregoing, the examiner is respectfully requested to reconsider the application and pass the same to issue at an early date.

Respectfully submitted,

  
Louis Woo, RN 31,730  
Law Offices of Louis Woo  
717 North Fayette Street  
Alexandria, VA 22314  
(703) 299-4090

Date: Sept 15, 2004